Papers and Talks
Home Teaching >> << Site News News Index 2002   Jan Feb Mar   Apr May Jun   Jul Aug Sep 2001   Jan Feb Mar   Apr May Jun   Jul Aug Sep   Oct Nov Dec 2000   Apr Aug Sep   Oct Nov Dec Links Fpga-cpu List Usenet Posts Site News Papers Teaching Resources Glossary Gray Research GR CPUs XSOC   Launch Mail   Circuit Cellar   LICENSE   README   XSOC News   XSOC Talk   Issues   xr16 XSOC 2.0   XSOC2 Log CNets   CNets Log Google SiteSearch			Here are some papers and talks by Jan Gray of Gray Research LLC. j32.pdf: Homebrewing RISCs in FPGAs (1996), slides on the 32-bit j32 FPGA CPU+SoC in an XC4010. xsoc-series-drafts.pdf: drafts for the Circuit Cellar Series: Building a RISC System-on-a-Chip in an FPGA (1999), on the design of XSOC/xr16. xsoc-slides.pdf: Processor and Integrated System Design in FPGAs (1999). isca00-wcae-paper.pdf: ISCA'00 Workshop on Comp. Arch. Education: Hands-on Computer Architecture - Teaching Processor and Integrated Systems Design with FPGAs (2000). See also Teaching. isca00-wcae-slides.pdf: Accompanying slides. soc-gr0040-paper.pdf (2000): DesignCon 2001 paper Designing a Simple FPGA-Optimized RISC CPU and System-on-a-Chip, on the design of soc/gr0040. soc-gr0040-slides.pdf: Accompanying slides. Gray_AutumnOfMooresLaw_SingularityUniversity_11-06-23.pdf: Slides from Jan Gray's class at the Singularity University 2011 Graduate Studies Program: The Autumn of Moore?s Law: Scaling Up Computer Performance, 2011-2020.
			Copyright © 2000-2002, Gray Research LLC. All rights reserved. Last updated: Mar 09 2001